Lattice Semiconductor Corporation
flow-image

Implementing High-Speed DDR3 Memory Controllers in a Mid-Range FPGA

Published by Lattice Semiconductor Corporation

Implementing a highspeed, high-efficiency DDR3 memory controller in a FPGA is a formidable task. Until recently, only a few high-end (read: expensive) FPGAs supported the building blocks needed to interface reliably to high speed DDR3 memory devices. However, a new generation of mid-range FPGAs are being developed. 

This white paper examines the design challenges, and how one particular FPGA family, the LatticeECP3, can facilitate DDR3 memory controller design. 

Download this whitepaper to learn more. 

Download Now

box-icon-download

Required fields*

By requesting this resource you agree to our terms of use. All data is protected by our Privacy Policy.

Related Categories Components, Power